Prof. Parvaneh Basaligheh. Design and Implementation of High Speed Vedic Multiplier in SPARTAN 3 FPGA Device. IJNPME [Internet]. 2017Mar.31 [cited 2024May2];6(01):14-9. Available from: https://www.ijnpme.org/index.php/IJNPME/article/view/51