Prof. Parvaneh Basaligheh. “Design and Implementation of High Speed Vedic Multiplier in SPARTAN 3 FPGA Device”. International Journal of New Practices in Management and Engineering 6, no. 01 (March 31, 2017): 14–19. Accessed May 3, 2024. https://www.ijnpme.org/index.php/IJNPME/article/view/51.