Prof. Parvaneh Basaligheh. “Design and Implementation of High Speed Vedic Multiplier in SPARTAN 3 FPGA Device”. International Journal of New Practices in Management and Engineering, vol. 6, no. 01, Mar. 2017, pp. 14-19, doi:10.17762/ijnpme.v6i01.51.