Prof. Parvaneh Basaligheh, “Design and Implementation of High Speed Vedic Multiplier in SPARTAN 3 FPGA Device”, IJNPME, vol. 6, no. 01, pp. 14–19, Mar. 2017.