Prof. Parvaneh Basaligheh (2017) “Design and Implementation of High Speed Vedic Multiplier in SPARTAN 3 FPGA Device”, International Journal of New Practices in Management and Engineering, 6(01), pp. 14–19. doi: 10.17762/ijnpme.v6i01.51.