Prof. Parvaneh Basaligheh. Design and Implementation of High Speed Vedic Multiplier in SPARTAN 3 FPGA Device. IJNPME 2017, 6, 14-19.